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Abstract
Conventional image sensors, including CCD sensors and smart sensors are considered for just acquiring the image as the
matrix of dots, not for recognizing the meaning of image.
In this paper, we propose a novel real-time algorithm to detect the square area in an object using the structure of node
automata, and discuss its implementation as a CMOS image sensor, where the pixels and the node automata are integrated
in one chip. We also discuss the search algorithm of their position in the pixel plain using area dividing methodology.
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1. Introduction
Conventional image sensors, including CCD sensors
and smart sensors are considered for just acquiring the
image as the matrix of dots, not for recognizing the
meaning of image.
The information of area and position of segments in
focal plain is very important, even if they are not ac-
curate, in order to restrict the target area where the
further image processing should be executed as a small
area. We will discuss the algorithm to detect the rough
area and position of segments using pixel-parallel pro-
cessing by node automata.
In the applications for robot vision, the processing
time within about 1ms should be achieved for the fast
and accurate servo control
1)
. The fast image processing,
such as segmentation, can be achieved by special mas-
sive parallel processing circuits, such as multi DSP, but
most of them need the frame buer memory where the
whole image is stored, and the conventional approach
will not make full use of the parallelity of the pixel infor-
mation, since the basic processing for pixels is perfomed
sequentially by each processing circuits.
Some studies on vision chips which perform segmen-
tation processing are reported, but they aim to perform
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segmentation processing as an image without calculat-
ing basic information of the each area, such as its po-
sition or area
2)
, or to perform calculation of centroid of
just whole image, not for each object
3)
.
In this paper, we propose a novel real-time algorithm
to detect and determine the central point of each square
area in an object in focal plain, which is perfomed in
fully pixel parallel processing, using the structure of
node automata. We also discuss its implementation as
a CMOS image sensor, where the pixels and the node
automata are integrated in one chip. We also discuss
the search algorithm of their position in the pixel plain
using area dividing methodology.
2. Area Detection Algorithm
First, we consider the one-dimensional array of pix-
els and node automata, as shown in Fig.1. Here the
squares at the highest level are pixels, whose colors rep-
resents whether they belong to the target object (gray,
`1') or not (white, `0'). The circles at the lower levels
represents the node automata, which have the value of
logical AND of the two pixels or nodes at the previous
level, as the following procedures. (Here d
j
is the value
of pixel at the j-th place, and S
i;j
is the value of node
at the i-th level, and j-th place.)
（ 1） The nodes at the rst level, i = 1, have the








（ 2） The nodes at the second level, i = 2, have the
logical AND of values of two neighbor nodes at











Fig. 2 Detection process in two dimensional case.







（ 3） The similar procedures are processed for the








The node value of `1' at i = 1 represents the \block" of
two pixels, and the node value of `1' at i = 2 represents
the \block" of two nodes of i = 1, or the \block" of four
pixels in other words. It is easily derived that the node
value of `1' at i-th level represents the block of 2i pixels,
and all nodes will be `0' at the k-th step if the size of
the largest pixel block is 2k. We can detect the position
and size of the block of pixels, by detecting where and
when all nodes have become `0.'
It is notable that the nodes determine their values
just according to the values of neighbor nodes at the
previous step, and they can be easily implemented as
the nite state automata connected to only the neighbor
nodes.
The above structure and the processes can be ex-
tended for the two-dimensional case, by placing matrix
pixels with the node automata among the pixels, as
shown in Fig.2. In this case, the number of steps needed




is n=2 at maximum, in other words, the number of
detection steps is proportional to O(n), which is fast
enough for practical image data.
Here, we describe the simulation results of this al-
gorithm for real images. The original image shown in
Fig.3(a) are digitized according to color information as
shown in Fig.3(b).
It is notable that the digitizing according to each
pixel's color information can be performed just refer-
ing one pixel's color information, not with the neigh-
bours' colors. Assuming that the original color image
is transferred serially, the digitizing procedure by color
information can be performed just for the color signal
of one pixel in the serial data stream, which does not
need the frame memory where the whole image should
be stored.
The square area detection discussed above is pro-
cessed for the digitized image, and the processes are
shown in Fig.4(a)-(f).
All the pixels are going to eliminated at the 7th step,
just after the Fig.4(f), and the all of detection proce-
dures are nished at this step.
As described above, this algorithm can perform both
detecting square area in focal plain and determing cen-
tral point of this square area by pixel parallel process-
ing, while no other vision chip aim to perform, in much
faster time than the conventional frame memory-based
system.
3. Position Search Algorithm
In the process discussed above, the `eliminating' pixel
represents the position where the square area exists,
where the word of `eliminating' represents the node au-
tomaton making transition from `1' to `0', whose neigh-
bor pixels also make the same transition, as shown in
Fig.6(a), while it does not represents the square area
if the neighbor pixels does not make transition to `0',
shown in Fig.6(b). Thus the ag of `eliminating' pixel,
f
i;j



















is the state of node automaton at (i; j) in
n-th transition step.
It is unreasonable to scan all pixels to detect the elim-
inating pixel, since the number of scanning step of all
pixel is very large. Fig.7 shows the reasonable process
to detect the eliminating pixel.
Here we assume that the logical-OR (`1' for eliminat-
ing pixel) of the selected subarea can be directly read
out. At the rst step(a), the whole area is divided into
four subareas, and the logical-OR of upper-left subarea
is `1', that implies that there is a eliminating pixel in
this subarea. At the following step(b), the upper-left
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(a) (b)
Fig. 3 Original sample image(a) and digitized image ac-




Fig. 4 Detection steps.
Fig. 5 Detected results of each square area.
(b) (b')
(a) (a')
Fig. 6 Denition of `eliminating' pixel. (a) `eliminating'
pixel, (b)pixel does not `eliminate'.
(a) (b) (c)
Fig. 7 Area division process to detect black (`eliminat-
ing') pixel.




































Fig. 9 Circuit of the node automaton.
subarea is divided into four smaller subareas, and then
the upper-left smaller subarea should be divided into
four subareas at the step(c).
The above scan procedure of image plain generates a
kind of encoded image, and it is reported that it is more
eective especially in case of less number of eliminating
pixels than to scan all pixels
4)
.
The all of the detection and search procedures are
summerized as follows.
（ 1） Read in the digitized image.
（ 2） Make transition of all node automata.
（ 3） If there are any eliminating node automata,
scan the position of them by executing area di-
vision steps.
（ 4） Repeat the 2. and 3. steps until all node au-
tomata transits to `0'.
4. Implementation of Fast Area Detec-
tion Algorithm
4. 1 Design of state transition evaluation cir-
cuit
We have designed the evaluation circuit of processing
just the detection procedures. The original image is fed
into the circuit serially, and the state transitions of node
automata are occurred until all the nodes goes to `0'.
The state of each node is read out as the logical-OR of
nodes in both the vertical and the horizontal line.
Fig.8 shows the designed circuit using CMOS 1.2m,
2 layers metal process

. The chip size is 2.3mm2.3mm,
and it contains 5  6 pixels and 4  5 node automata.
The measured minimum operation clock cycle is 7.8ns.

The VLSI chip in this study has been fabricated in the chip fab-
rication program of VLSI Design and Education Center(VDEC),
the University of Tokyo with the collaboration by Nippon Mo-
torola LTD., Dai Nippon Printing Corporation, and KYOCERA
Corporation.
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Fig. 10 Chip photograph of the designed second evalua-
tion circuit.
4. 2 Design of detection and search evaluation
circuit
We have designed the evaluation circuit of process-
ing these procedures. The circuit consists of two parts;
the node automaton including detection circuit of `elim-
inating' pixel, the search controller of the positions of
`eliminating' pixels.
Fig.9 shows the circuit of the node automaton. The
current state of each node, S
n 1
i;j




are distributed to the neighbor pixels. The state
of the next step is generated as the logical-AND of the
current states of neighbor pixels, and the ag indicating
`eliminating' pixel, f
i;j
is also generated as Eq.(1).
This node is considered as the pixel at rst step, and
it makes its transition as the node automaton at the
later step. These two mode is selected by the multi-
plexor placed at the input of ip-op.
Fig.10 shows the designed layout of this circuit using
CMOS 0.6m, 3 layers metal process

. The chip size is
4.5mm4.5mm, and the number of the nodes is 6457.
The image is fed into the nodes serially in this eval-
uation circuit, that emulates the original image gener-
ation, and it will be integrated with photo detectors as
smart sensor.
The operation clock frequency estimated by the
spice simulation is about 5MHz, and the operation
time for detection and search of 10 objects whose size
is 1010 pixels, is about 40s.

The VLSI chip in this study has been fabricated in the chip fab-
rication program of VLSI Design and Education Center(VDEC),
the University of Tokyo with the collaboration by Nippon Mo-
torola LTD., Dai Nippon Printing Corporation, and KYOCERA
Corporation.
This chip is now under fabrication, and it will be eval-
uated afterward.
5. Conclusions
We proposed the fast square-area detection algorithm
using node automata placed among pixels, which can
performed in O(n) for the object size of n. We also
discussed its implementation on VLSI sensor integrated
with photo detectors, and have designed the evaluation
circuit including node automata for state transition and
search controller for detecting positions of objects.
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